1, INTRODUCTION
For purposes of single-charge electronics high-ohmic tunnel junctions of an extremely small capacitance are required. These properties connected with cooling down the samples to very low temperatures guarantee a satisfactory suppression of fluctuations masking the tunneling of charge carriers one by one: i.e. of thermal fluctuations (e2/2C>k,T, i.e. CSIO-"F for circuits usually operated at Ta20mK in dilution refrigerators) as well as quantum fluctuations (R,>Ro=25.6kQ).'.' To observe basic single-charge phenomena like the Coulomb blockade one has to connect one junction in series with at least one further junction or a high-ohmic resistor in order to exclude the influence of the low-impedance source. For SET applications arrays up to a large number of junctions are required paying attention to the minimization of island electrodes between neighbouring junctions for decreasing their intrinsic capacitances. The selfaligned in-line conception presented in this paper makes it possible to fabricate submicron tunnel junctions fulfilling the conditions mentioned above in a relatively simple and well reproducible way.
FABRICATION PROCESS

Description of the SAIL technology
The SAIL technology we applied to the sample preparation using the material systems AI/AIO,/Al and Nb/NbO,/PbAuIn comprises the following steps: 1) sputter deposition or evaporation of a thin metallic film (see Fig. la 
h)
Fig. li), 10) final patterning by dry etching ( Fig. 1 k) .
The steps 5) to 7) can be carried out without interruption of the vacuum cycle.
tions
I Fig. 1 : SAIL process The basic idea of the conception described above is similar to that of a technology applied by Houwman et al.50 the fabrication of Josephson junctions (Nb electrodes and barriers of NbO,, a-Si or Si,N,), which has been firstly described by Koch4. Differing from this technique we subsitute the lift-off process for lateral patterning by anisotropic etching, e.g. ion beam milling. In our opinion this change is advantegeous in case of extremely narrow lateral structures (<100nm as desirable for applications in single-charge electronics) because of the clearly increased aspect ratio. By the help of self-alignment the technologically caused overlaps (cf. e.g. edge-type junctions presented by Broom et al.' or Kleinsasser et a1.6) acting as parasitic capacitances become avoidable. The in-line geometry ensures the minimization of the island electrode between two neighbouring junctions and makes it easy to integrate junctions in series arrays as frequently necessary in single-charge electronics. The area of a junction is determined by the thicknesses of the metallic films (step 1) on the one hand and by the linewidth of the lateral constriction (steps 2 and 3) on the other hand. If e-beam lithography is used, values of 30nm times 50nm should be realizable resulting in areas of at least <0.002pm2. Assuming a dielectric constant of approximately 10 (e.g. AIOJ and a barrier thickness of 2nm, this corresponds to capacitances of the order IO"~F. In this respect the SAIL technique can compete with technologies applied to the preparation of ultra-small tunnel junctions up to now such as the shadow evaporation technique introduced by Niemeyer7 and Dolans and commonly used in single-charge electronics. Our process has the i)
k)
advantage of being fully compatible with several thin film deposition techniques, evaporation and sputtering as well. The size of an island electrode, which has to be reduced as far as possible in order to minimize the intrinsic capacitance, is given by the tunnel area discussed above and by the distance between two barriers following one another in-line. Dimensions down to (30x50x200)nm3 should be achievable without difficulties. We want to emphasize the early lateral constriction of the tunnel area at the beginning of the process (steps 2 and 3) because we apprehend disadvantageous influences of the following process steps on the junction properties. The barrier has to be protected in particular from any interaction with bombarding particles having energies of some hundreds of eV during dry etching. Consequently, the effective oxide bamer is totally covered by resist during the final patterning (steps 9 and 10) in order to prevent affecting adversely the bamer properties by ion beam damage.
EXPERIMENTAL INVESTIGATIONS
Preparation
Material syslem AfIAlOJA 1
Previous experimental investigations of single-charge phenomena have been carried out mostly using the material system AI/AIO,/AI the one chosen here as well. We have prepared single junctions and series arrays up to 9 junctions. All fabrication steps except resist processing have been carried out in a high vacuum facility equipped with an ion beam source. For bombarding targets and samples Ar as an inert gas was ilsed. The ion beam was discharged by passing a hot filament after leaving the source in order to prevent damage of the samples by electrical charging-up. For the sputter deposition of both A1 layers (steps 1 and 7) the source was operated at an accelerating voltage of 1kV and a current density of 500pAcm-'; for etching the ion beam source has been operated at 0.6kV and 250,uAcm-'. To generate AIO, barriers we have investigated two different methods :
-reactive sputter deposition of AlO,, -A l surface oxidation assisted by neutralized particle impact.
In the first case an Al target was bombarded (0.6kV/250,uAcm") in the vacuum chamber containing 20%Ar+80%0, at a total pressure of about 10-~Pa. Differing from this, in the latter case the sample instead of a target was bombarded. The ion beam source was operated at its lower limit with respect to the accelarating voltage (O.lkV/65...80pAcm~"). The vacuum conditions have not been changed. Both tested processes make it possible to generate junctions of sufficiently large tunnel resistances. It was found, that the oxide growth rate of the first method exceeds the one of the second by approximately one order of magnitude. Taking into consideration the strong dependence of the tunnel resistance on the barrier thickness it becomes obvious that adjusting the resistance becomes more and more difficult with increasing oxide generation rates. Thus we prefer the latter variant. Present time there was only photolithography used for the preparation of etch masks. That's why the minimum size of tunnel areas is as large as (30x2000)nm2.
Material system NblNbOJPbAuIn
Beyond the AIIAIO,/AI system we have applied the SAIL conception to the preparation of single Nb/NbOJPbAuIn Josephson tunnel junctions. This combination is established in the fabrication of SQUIDS%" and voltage standards" at the University of Jena. The main differences to the process described in connection with the AI/AIO,/AI junctions are:
-The Nb electrode deposited first was evaporated under ultra-high vacuum conditions. -Barrier generation and deposition of the PbAuIn electrode have been carried out in a special vacuum facility reserved for these materials; that's why it was necessary to interrupt the vacuum process after ion beam milling (step 5). After transfer into the latter facility the samples have been cleaned in an rf plasma of Ar and afterwards oxidized in a plasma containing oxygen. Then the PbAuIn layer was evaporated. For better comparability with the usually produced window-type Nb/NbO,/PbAuIn junctions we have fabricated SAIL junctions of relatively large area (approximately (0.2x5)pm'). (Fig. 4) . The critical Josephson current is of the order of lOO@ corresponding to critical current densities of approximately 1 0~~c m " . All measured I-V characteristics are clearly hysteretically. The low normal-state resistances result from adopting the parametem of the bamer generation in standard SQUID technology. However, the barrier generation process is adaptable to applications requiring large resistances (e.g. single-charge electronics) just as requiring low resistances (e.g. Fig. 4 : Josephson behaviour of a SAIL-junction SQUIDS).
Measurements
Coulomb blockade in
CONCLUSIONS
In our experiments we have demonstrated the suitability of the SAIL process both for single-charge and Josephson electronics. This fabrication technique offers several technological improvements:
-It opens a rich choice of material systems, sputtered electrodes as well as evaporated ones.
-SAIL junctions are characterized by extremely small parasitic capacitances.
-It is easily possible to connect junctions in series at a very large scale integration level.
-The intrinsic capacitance of island electrodes can be reduced to a minimum.
-Using electron point beam lithography, the reduction of the tunnel area down to less than 0.002Lim' should be realizable. This latter value corresponds to capacitances below 10-16F. Further reduction of the capacitance makes it possible to increase step by step the temperature which single-charge circuits are operated at.
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